EAST SEARCH

12/29/05

			5143100
L #	Hits	Search String	Databases
[]	26	((logic and gate and delay adj time) and rise and fall) and logical adj operation)	ar USPAT: US-PGPUB: EPO: JPO: DERWENT: IBM TDB
7	5	adi time) and rise and fall) and logical adi operation)	USPAT: US-PGPUB: EPO: JPO: DERWENT: IBM_TDB
<u>د</u> ا	80	(((logic and gate and delay adjitime) and rise and fall) and logical adj operation) at USPAT US-PGPUR. FPO: DPO: DERWENT: IBM TDR	USPAT: US-PGPUB: FPO: UPO: DERWENT: IBM TOB
L4	46970	hasegawa.in.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
<u> </u>	926	hasegawa.in. and delay	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
P-P	121	(hasegawa.in. and delay) and NEC	USPAT, US-PGPUB, EPO, JPO, DERWENT, IBM TDB
77	42	(hasegawa.in. and delay) and NEC	USPAT
	12	((hasegawa.in. and delay) and NEC) and rise and fall	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
2	1628	delay adj calculat\$	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
<u> </u>	26127	look adj3 table	_
4	74	(delay adj calculat\$) and (look adj3 table)	
L5	က	((delay adj calculat\$) and (look adj3 table)) and library	
97	473	(delay adj calculat\$) and gate	
L7	29	((delay adj calculat\$) and gate) and fall and rise	USPAT; US-PGPUB, EPO, JPO; DERWENT; IBM_TDB
F8	38	(((delay adj calculat\$) and gate) and fall and rise) and simulat\$	EPO; JPO; DERWENT; I
67		(((Blinne and delay time) and logic cell) and rise/fall) and estimating	EPO; JPO; DERWENT;
	7	-	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	106402	logic adj circuit\$1	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	310	(logic adj circuit\$1) and (calculat\$3 adj delay)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	37	((logic adj circuit\$1) and (calculat\$3 adj delay)) and (logic\$2 adj (information or op	USPAT; US-PGPUB; EPO; JPO; DERWENT; I
	112	(logic adj circuit\$1) and (comput\$5 adj delay)	EPO; JPO; DERWENT;
	96	(logic adj circuit\$1) and (estimat\$3 adj delay)	EPO; JPO; DERWENT;
	468	((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (compt USPAT; US-PGPUB;	EPO; JPO; DERWENT;
	26	(((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (comp USPAT; US-PGPUB;	
	7	(((logic adj circuit\$1) and (calculat\$3 adj delay)) and (logic\$2 adj (information or or USPAT; US-PGPUB;	EPO; JPO; DERWENT;
	2	(((logic adj circuit\$1) and (calculat\$3 adj delay)) or ((logic adj circuit\$1) and (comt USPAT; US-PGPUB;	EPO; JPO; DERWENT;
	Ξ	uit\$1) and	
	33722	logic adj gate\$1	EPO; JPO; DERWENT; IBN
	179	(logic adj gate\$1) and (calculat\$3 adj delay)	EPO; JPO; DERWENT;
	47	(logic adj gate\$1) and (comput\$5 adj delay)	EPO; JPO; DERWENT; IBN
	61	(logic adj gate\$1) and (estimat\$3 adj delay)	EPO; JPO; DERWENT;
	268	((logic adj gate\$1) and (calculat\$3 adj delay)) or ((logic adj gate\$1) and (comput\$t USPAT; US-PGPUB;	US-PGPUB; EPO; JPO; DERWENT;
	æ	(((logic adj gate\$1) and (calculat\$3 adj delay)) or ((logic adj gate\$1) and (comput\$ USPAT;	EPO; JPO; DERWENT;
	0	((((logic adj gate\$1) and (calculat\$3 adj delay)) or ((logic adj gate\$1) and (comput USPAT, US-PGPUB,	EPO; JPO; DERWENT; I
	220		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	46	(logic adj circuit\$1) and (delay with library)) and ("connection information" or "circ USPAT, US-PGPUB;	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB

(((logic adj circuit\$1) and (delay with library)) and ("connection information" or "cir USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB (((logic adj circuit\$1) and (delay with library)) and ("connection information" or "circ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB (logic adj circuit\$1) and (delay with library)

((logic adj circuit\$1) and (delay with library)) and "logic information" 0 220 11

09/273560

Hasegawa

EAST SEARCH

12/29/05

nation or operation))																													
and (logic\$2 adj (inforr	Issue Date Current OK	20030103 3277130	20020314 327/158	20020124 327/277	20011122 327/175	20011122 326/112	20010927 327/276	1 20010823 326/104	20021105 716/17	20021105 716/1	120021105 326/82	20021029 327/158	20020514 327/158	20020430 327/175	20011016 327/158	20011009 716/10	20010925 370/503	20010410 327/279	20010130 327/278	20001226 327/278	20000801 716/4	19991109 716/6	19990713 716/7	19980609 716/18	19970826 326/80	19970408 716/6	19970318 714/37	19970225 714/732	19970204 708/525 19960416 708/525
:(logic adi gate\$1) and ((calculat\$3 adi delay) or (comput\$5 adi delay) or (estimat\$3 adi delay)) a	Source	Semiconductor integrated circuit	Semiconductor integrated circuit device and microcomputer	Variable delay circuit and semiconductor integrated circuit device			compensating variations of delay time	Semiconductor integrated circuit device capable of producing output thereof without being influenced by ot	Methods for designing standard cell transistor structures	Automated processor generation system for designing a configurable processor and method for the same	Semiconductor integrated circuit device capable of producing output thereof without being influenced by of 20021105 326/82	Semiconductor integrated circuit device and microcomputer	Semiconductor integrated circuit device and microcomputer		anductor integrated circuit device	Method for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained	Circuit and method for symmetric asynchronous interface	Semiconductor device for setting delay time	Variable delay circuit and semiconductor intergrated circuit device	Semiconductor integrated circuit device and microcomputer	Probe points and markers for critical paths and integrated circuits	Method for designing layout of semiconductor integrated circuit, semiconductor integrated circuit obtained	Method for designing layout of semiconductor integrated circuit semiconductor integrated circuit obtained t 19990713	Method for improving the operation of a circuit through iterative substitutions and performance analyses of 19980609	Processor utilizing a low voltage data circuit and a high voltage controller	Logic gate size optimization process for an integrated circuit whereby circuit speed is improved while circui 19970408	Logic simulator	Delay testing of high-performance digital components by a slow-speed tester	Circuit and method for detecting if a sum of two multidigit numbers equals a third multidigit number prior to 19970204 Circuit and method for detecting if a sum of two multibit numbers equals a third multibit constant number pr 19960416
Results of search se	LIS 20030006816 A1 Sem	US 20020113616 A1	US 20020030521 A1	US 20020008560 A1	US 20010043103 A1	US 20010043085 A1	US 20010024136 A1	US 20010015658 A1	US 6477695 B1	US 6477683 B1	US 6476639 B2	US 6472916 B2	US 6388483 B1	US 6380778 B2	US 6304117 B1	US 6301692 B1	US 6295300 B1	US 6215345 B1	US 6181184 B1	US 6166577 A	US 6097884 A	US 5983008 A	US 5923569 A	US 5764525 A	US 5661413 A	US 5619418 A	US 5613062 A	US 5606567 A	US 5600583 A US 5508950 A

US 5446748 A	Apparatus for performing logic simulation	1995082
US 5426591 A	Apparatus and method for improving the timing performance of a circuit	199506
US 5270955 A	Method of detecting arithmetic or logical computation result	199312
US 5124776 A	Bipolar integrated circuit having a unit block structure	199206;
US 5001751 A	Mode 4 reply decoder	199103
US 4926478 A	Method and apparatus for continuously acknowledged link encrypting	199005
US 4805216 A	Method and apparatus for continuously acknowledged link encrypting	198902
US 3914580 A	TIMING CONTROL CIRCUIT FOR ELECTRONIC FUEL INJECTION SYSTEM	197510